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The volume of data to process and store in high throughput computing (HTC) and
scientific computing continues increasing many-fold every year. Consequently, the
energy consumption of data centers and similar facilities is raising economical and
environmental concerns. Thus, it is of paramount importance to improve energy
e ciency in such environments. This thesis focuses on understanding how to
improve energy e ciency in scientific computing and HTC. For this purpose we
conducted research on tools and techniques to measure power consumption. We
also conducted experiments to understand if low-energy processing architectures
are suitable for HTC and compared the energy e ciency of ARM and Intel ar-
chitectures under authentic scientific workloads. Finally, we used the results to
develop an algorithm that schedules tasks among ARM and Intel machines in a
dynamic electricity pricing market in order to optimally lower the overall electric-
ity bill. Our contributions are three-fold: The results of the study indicate that
ARM has potential for being used in scientific and HTC from an energy e ciency
perspective; We also outlined a set of tools and techniques to accurately measure
energy consumption at the di↵erent levels of the computing systems; In addiciton,
the developed scheduling algorithm shows potential savings in the electrical bill
when applied to heterogeneous data centers working under a dynamic electricity
pricing market.
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Nowadays, computing technology is still developing according to Moore’s
Law. The number of transistors per chip-set is still increasing at a geometric
rate. However, the energy consumption of the systems have begun to halt
the usage of the technology at its full potential. Therefore, energy e ciency
has became an important research topic in computer science, for energy has
become a major growth bottleneck in computing systems. In addition, the
increasing concerns with energy consumption and its social, economical and
environmental impact in our society has given a bigger dimension to the
discussion.
There are two major approaches to tackle the energy bottleneck in the
current technology panorama. One, is to develop techniques and technolo-
gies to better harvest, transform and store energy to be used by computing
systems. The second approach to the problem is to improve the energy ef-
ficiency of the existing computing systems. This thesis focuses primarily on
the latter approach.
The concerns with energy consumption and its impact in the current
applications a↵ect several industries, from mobile device industries to big
data centers. Given the several layers and complexity of the systems used
nowadays, there are considerable number of directions that can be taken to
improve the overall energy e ciency. Throughout this thesis, we will focus
on measuring and improving the energy consumption in High Throughput
Computing (HTC) applied to Scientific Research.
6
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The Large Hadron Collider example
In some applications, a single computing unit does not have enough resources
to accomplish the required tasks. A recurrent strategy is to distribute com-
putational tasks across a set of computing centers that might be spread
geographically.
The Large Hadron Collider (LHC) [19] at the European Laboratory for
Particle Physics (CERN) in Geneva, Switzerland, is an example of a scien-
tific project whose computing resource requirements are larger that those
likely to be provided in a single computing unit. Thus, data processing and
storage are distributed across the Worldwide LHC Computing Grid (WLCG)
[25], which uses resources from 160 computer centers in 35 countries. Such
computational resources have enabled the CMS [39] and ATLAS [60] exper-
iments to discover the Higgs Boson by S. Chatrchyan, et al. [37] and Aad,
Georges, et al. [27], amongst other scientific achievements. The WLHC re-
quires a massive amount of computational resources (between 80.00 - 100.00
x86 cores in 2012) and, proportionally, energy. In the future, with planned
increases to the LHC luminosity, the dataset size will increase by 2-3 orders
of magnitude, posing even more challenges in terms of energy consumption.
The LHC is an example of a massive computational system that needs
to improve its energy e ciency to reach its full potential in the present and
future time. Throughout this thesis, we will focus primarily on the LHC
case. When appropriate, we will use authentic data and current technology
used by the CMS.
1.2 Reduced Instruction Set Computing and
ARM
Reduced Instruction Set Computing (RISC) and Complex Instruction Set
Computing (CISC) are computing architectures with di↵erent computing
designs. RISC architectures are designed to operate smaller number of com-
puter instructions than CISC. RISC aims at performing more instructions per
second, resulting on more energy performance than CISC the architectures.
The most well known and widely used commercial implementation of
CISC architecture are chipsets produced by Intel. On the other hand, ARM
has been focusing on the development of RISC based architectures chipsets.
Traditionally, ARM chipsets have been used in the energy constrained devices
market.
Given the maturity and availability of ARM compared to other RISC
computing chipsets, we used ARM chipsets to conduct our research.
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1.3 Problem Statement
A considerable amount of research has been done on leveraging RISC archi-
tectures to minimize energy consumption on mobile and energy constrained
devices. In the mobile and energy constrained devices case, it is important
to build systems with low energy consumption due to constrains of available
power.
The large share of ARM architectures in the mobile market supports the
fact that RISC is a good fit for mobile and energy constrained devices.
Similarly to mobile devices, the High Throughput Computing (HTC)
community major concerns with energy e ciency. However, studies focusing
on the viability of RISC architectures in HTC as a way to minimize energy
consumption are not abundant in the research technology. Furthermore, to
the knowledge of the authors at the time of this research, there are no real
world implementation of such technologies in HTC data centers.
It is still unclear whether RISC architectures - and notably ARM chipsets
- are a good match to HTC computing. There are open points regarding
whether the performance constraints of ARM architecture and the high per-
formance requirements of HTC workload are acceptable. In addition, it is
still unclear if ARM architecture is more energy e cient under HTC work-
loads than the conventional Intel CISC-based architectures.
Therefore, it is of our interest to study the potential impact of ARM ar-
chitectures in the HTC and scientific computing industry. In our opinion,
there are two major gaps that need to be filled: Firstly, a comparison between
ARM and Intel architectures under authentic scientific workloads. Secondly,
a solution that leverages RISC architectures under HTC and scientific com-
puting.
1.4 Scope of the Thesis
The purpose of this thesis is to help filling the gaps above mentioned. Firstly,
we aim at answering whether RISC architectures are a potential fit to HTC
and scientific computing from a energy e ciency perspective. We focus
mainly on comparing the ARM architecture and Intel, which is a widely
used CISC architecture in HTC. During this research, we use authentic HTC
workload and computing frameworks as the CMS experiment.
Secondly, we use the results of the comparison between ARM and Intel
architectures to study how to lower down the electrical bill of HTC data
centers running under a dynamic energy pricing ecosystem.
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In order to accomplish the tasks in hand, we start by investigating the
best and most accurate ways to measure power consumption and compare
di↵erent architectures. After, we run several experiments in machines with
di↵erent chip-sets using authentic workloads and software from the CMS
collider. We compare the results and draw conclusions from them. Finally,
based on our learnings, we frame a methodology for lowering the electrical
bill of data centers running under a multi energy pricing policy, by leveraging
the scheduling of machines with di↵erent e ciency profiles.
1.5 Contributions
Our main findings are:
• Accurate techniques and tools for measuring power consumption are
important to develop more e cient systems. We researched and out-
lined best practices for di↵erent system levels in the Chapter 3. The
results of this research were published in the conference proceedings of
the 16th International workshop on Advanced Computing and Analysis
Techniques in physics research (ACAT’2014) [31].
• The ARM architecture shows potential for an energy savings in HTC
when compared to the x86 systems widely used nowadays. We per-
formed experiments with real world workloads (Chapter 4) and ana-
lyzed the results (Chapter 5);
• Heterogeneous computing can be leveraged in HTC in markets where
the price of the electricity is dynamic. We have shown how to achieve
savings in such environment and developed a scheduling algorithm that
accomplishes that (Chapter 6);
1.6 Structure of the Thesis
This thesis is structured as following. In the next chapter, we define the
context and scope of the thesis by synthesizing relevant literature work. In
the third chapter, we outline measurement tools and best techniques for
measuring power consumption. The fourth chapter outlines the experiments
methodology used during the di↵erent experiment sets. The fifth chapter
outlines and analyzes the results based on the data obtained from the ex-
periments. In the sixth chapter, based on the results of our experiments we
present a scheduling algorithm that aims at lowering the energy bill of HTC
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by using both ARM and Intel architectures. Finally, conclude by outlining
possible future work and presenting the conclusions of this thesis.
Chapter 2
Background
2.1 Energy consumption awareness in Scien-
tific Computing
Power consumption and energy e ciency have become of paramount impor-
tant topic in computer science, due to the major growth bottleneck that
energy imposes to systems. This bottleneck has been hindering the further
development and usage of technology such as mobile devices and low energy
devices. In addition, high throughput and scientific computing have also been
a↵ected by energy consumption increase. In these fields, the large amount
of data that has to be stored and processed have been increasing with the
time.
Moreover, the increasing concerns with energy consumption and its social,
economical and environmental impact in our society have given a bigger
dimension to the discussion.
The importance given to energy consumption among the research com-
munity is visible in the amount of research done in this field.
Literature review
As stated by Chia-Lee Yang, et al. [62], scientific computing is often charac-
terized by requiring enormous data storage capacity, high processing capa-
bilities and complex configuration. High processing capabilities and massive
data storage are requirements that potentially require massive amounts of
energy. Thus, the scientific computing community is looking into energy
e ciency with special interest.
Given its importance, many research studies have worked on technologies
to increase energy e ciency and lower power consumption of computing sys-
11
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tems. There is a vast panoply of studies with di↵erent approaches toward
improving energy e ciency. For example, to use graphic processing units
(GPU) for data processing as in Sangduk Kim, et al. [45] and Kai Ma, et al.
[48]. The GPU is a specialized circuit developed to manipulate and process
visuals and responsible for a fast display of complex animations based on
mathematical renderings. According to Sangduk Kim, et al. [45], the bene-
fits from using GPU to process data is due to its parallel architecture. The
parallel architecture of GPU is well suited for intensive multimedia applica-
tions and it does the task in a low energy manner. Consequently, Sangduk
Kim, et al. [45] concludes that the high-performance GPU achieves better
results in terms of energy e ciency that any combination of CPU and GPU.
They tested their results with a compute-intensive workloads. On the other
hand, Kai Ma, et al. [48] state that with the correct scheduling between both
GPU and CPU, the system can save up to 20% energy. Although Kai Ma, et
al. [48] and Sangduk K. et al [45] reach contradictory conclusions, it shows
that the research community has been actively seeing GPU as a potential
processing unit to reduce energy e ciency.
Apart from using GPU for low energy data processing, there have been
some attempts to leverage RISC architectures in scientific and high through-
put environments. Some examples are Zhonghong Ou, et al. [50] and
Abdurachmanov, et al. [32], [28]. In Zhonghong Ou, et al. [50], the au-
thors show that ARM architectures present a potential energy saving alter-
native when compared to Intel x86 architectures. Although, in some use
cases, the an ARM based data center can become more costly than the
widespread solutions using Intel. Based on the study conducted by Abdu-
rachmanov, et al. [50], the ARM clusters are financially viable when per-
forming lightweight computational applications. On the other hand, when
it comes to computation-intensive applications, the amount of ARM nodes
needed to perform the tasks increases substantially. This makes the solu-
tion less interesting from a financial perspective. However, if one is only
concerned with the overall energy e ciency of the cluster, ARM-based clus-
ters show a better energy e ciency factor than Intel. Abdurachmanov, et
al. [32], [28], present their initials results on using ARM architecture for
computing intensive applications in a scientific environment. They report
how a ARMv7 based development board performs under scientific comput-
ing workloads. Their conclusions show that ARM based architectures show
great potential for use of the typical scientific workload with HTC.
Several other directions have been taken toward energy e cient comput-
ing, such as Gustavo Pinto, et al. [54], Zhenhua Liu, et al. [46], Sharifi,
et al. [58] and the number of related works keeps growing. Gustavo Pinto,
et al. [54] mined well-known on-line forums, such as StackOverflow [22], to
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understand what are the main concerns of developers regarding application
level energy e ciency. An interesting conclusion then drawn from the study
is that even though the questions asked are generally interesting and rele-
vant from a scientific point of view and correctness, the answers are generally
poorly addressed. The answers have been shown to be either vague or flawed.
They also contributed with a summary of software energy consumption prob-
lems that developers and end users focus the most. Zhenhua Liu, et al. [46]
explore the potential of geographically distributed in Internet-scale systems.
Finally, Sharifi, et al. [58] compare how massive data centers compare to dis-
tributed data centers in terms of energy consumption. They conclude that
distributed cloud platforms outperform the classic data center model. They
also show how the MapReduce technique can be leveraged to save energy in
a distributed data center model.
2.2 The European Organization for Nuclear
Research and the LHC
The European Research for Nuclear Research (CERN) [6] is a particle physics
research laboratory sited in the Franco-Swiss border. At CERN, thousands of
engineers and physicists from about 21 state members conduct research about
the fundamental structures of the Universe. In order to perform experiments
that support scientific research, CERN has built several particle accelerators
and detectors. The most outstanding collider is the Large Hadron Collider
(LHC). The LHC consists of a 27-kilometer ring of superconducting mag-
nets that boost the particles while traveling through it. The particles are
accelerated in two beams, traveling inside the LHC in opposite directions.
When the beams are traveling close to the speed of light, they are made to
collide in the di↵erent colliders. After each collision, particles and subatomic
particles are projected due to the collision, which is tracked and recorded
by the colliders. The data acquired from the collisions is then filtered and
the most interesting information is stored into the CERN data-centers for
posterior analysis. The analysis consists in two stages: First, the data is
reconstructed. This stage consists on re-arranging and decompressing the
stored data. The second phase consists processing the raw data in order to
be used by the researcher community.
Given the frequency of the collisions and the massive amount of data to
store and process from each collision, the LHC is an example of a scientific
computing endeavor which energy management is critical.
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Literature review
According to Abdurachmanov, et al. [32], the computing requirements for
HTC have increased particularly in recent years. Most notably, a project
with the magnitude and complexity of the LHC is a sound example of it. In
order to achieve results like the discovery of the Higgs boson by Georges Aad,
et al. [27], [37] and other significant scientific advances, a massive amount of
computational resources - and thus energy - was necessary. Given the enor-
mous amount of resources needed for storing and processing the data, it was
not viable to concentrate all the tasks in one single data center. Thus, the
solution was to distribute the processing tasks across several partners and
institutions through a distributed network of nodes, called the Worldwide
LHC Computing Grid (WLCG) (the same approach taken by Sharifi, et al.
[58]). The WLCG is a grid computing platform where more than 170 com-
puting centers spread across 40 countries collaborate to store and process the
data coming from the LHC experiment [25]. The WLCG alone is responsible
for the distribution, storage and processing of more than 30 petabytes an-
nually. According to Abdurachmanov, et al. [32], the equivalent capacity of
WLCG in 2012 was between 80,000 and 100,000 x86-64 cores, which would
be di cult to build and maintain in a single super data center.
In the future, other projects and researches will demand even more pro-
cessing capacity from the WLCG. For example, as according to Abdurach-
manov, et al. [32], in order to upgrade the luminosity of the LHC detectors
to its full potential, the datasets will increase size by two to three orders of
magnitude, with processing power increasing in proportion.
These outstanding numbers, in addition to the price of energy and the
increasing concerns with green computing, highlight the importance of devel-
oping more e cient and methods and techniques high performance comput-
ing, both in the scientific computing in general and in the LHC computing
grid in particular.
There are several studies concerning computational energy e ciency at
CERN. Intel researchers [26] present methods to better use Intel hardware
for energy e cient computing at CERN. The white paper also presents some
future solutions based on the x86 technology developed by Intel that will
eventually perform better from an energy point of view than the current so-
lutions. Khan, et al. [44] describe how they developed a energy profiling
module on top of IgProf to better understand how energy is consumed by
the system. The authors focused primarily on running the energy profiling
on IgProf with tasks used by the software of LHC. The starting point is
marked by stating that high throughput computing in general - and scien-
tific computing at CERN in particular - has to rely on tools that provide a
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deep understanding of how power is used in order to develop energy e cient
solutions.
According to Abdurachmanov, et al. [30], the authors conducted a survey
on the potential advantages of using x86-64 variants, ARMv7 32-bit, ARMv8
64-bit, Many-Core and GPU solutions in the LHC context. The main focus
was to evaluate whether the solutions surveyed would present advantages
from an energy e ciency perspective. According to Abdurachmanov, et al.
[29], the authors conducted a research on how both power-aware software
applications and scheduling algorithms could improve energy e ciency in
both distributed and centralized data center models. They used the LHC
as a powerful distributed processing data center to access the results and
outlined a set of steps toward a distributed computational model using het-
erogeneous computing units. In Abdurachmanov, et al. [33], the authors
conducted a research on the viability of ARM processor and the Intel Xeon
Phi co-processor for scientific computing in the CERN context. The results
show that single core processing performance is much lower for ARMv7 than
Intel architectures. However, from an power consumption perspective, the
performance per watt is better for ARMv7 architectures. This research shows
the potential of ARMv7 to be used in scientific computing.
2.3 Tools and techniques for measuring en-
ergy consumption
Many research works have discussed the importance of the right tools and
techniques for measuring the energy consumption of computing systems.
Naehyuck Chang, et al. [36], Gustavo Pinto, et al. [54], Abdurachmanov,
et al. [28], [32], [31], Hergenroder, A., et al. [42] and other studies men-
tion, accurate techniques and tools for measuring power consumption are of
paramount importance to understand the bottleneck components that need
to be improved from a energy consumption point of views. Without accurate
measurements and feedback from the computing systems, it becomes di cult
to improve the energy performance in a larger scale. As stated by Gustavo
Pinto, et al. [54], Naehyuck Chang, et al. [36] and Abdurachmanov, et al.
[31], there are only few research studies on tools and techniques for energy
measurement of computing systems at the di↵erent levels.
Literature review
The study conducted by Gustavo Pinto, et al. [54], show that engineers have
been considering energy consumption as an important factor when developing
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software. The research consists of an empirical study that aims to understand
the opinions and problems of software developers about energy e ciency.
The data that sustains the conclusions are taken from a well-known technical
forum, (StackOverflow [22]). Although the study is focused in an application-
level energy e ciency, it shows that developers are aware of the importance
of energy e ciency in computational systems. When trying to understand
in depth what questions arise more frequently, it is shown that measurement
techniques is amongst the most asked questions by developers. In addition,
the study ascertains that the ”lack of tool support” is an important handicap
for the development of energy e cient software.
Naehyuck Chang et al. [36] recognize that the accurate understanding
of how energy is measured in computing systems is the basis for any high
level decision on how to improve the energy e ciency. In addition, the study
states that conventional measurement techniques have serious limitations.
Therefore, they introduce a new methodology to measure energy consumed
by the system on the chip, which is capable of sampling energy consumption
in real time. They used a ARMv7 processor to test their measurement tech-
nique, which is shown to be accurate and applicable for measuring energy
consumed by computational systems.
Other research works such as Gorlatova, et al. [41], Jinhua Zhu, et al. [65]
and Dayarathna, M, et al. [38] leverage mathematical models and algorithms
to represent the energy consumption of complex computing systems and data
centers. Even though we do not undertake this approach in our study, these
studies highlight the necessity of proper understanding how the computing
systems spend energy in order for researchers to be able improve energy
e ciency. Jinhua Zhu, et al. [65] claim that energy models are pivotal in
design and optimization of energy e cient data centers. They surveyed the
state of the art models for prediction of energy e ciency in data centers.
One interesting finding of this study is that many of the models existing
to date take into consideration only the CPU related energy consumption,
rather than the overall system power consumption of the data centers. The
authors claim that this leads to less accurate energy consumption models of
data centers.
2.4 RISC in scientific computing
One possible approach to increase the energy performance of HTC and scien-
tific computing data centers is by reducing power consumption of the comput-
ing chipsets. RISC architectures have been developed and design to perform
minimal number of types of instructions. This leads to outstanding perfor-
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mance with less power consumption when compared to CISC architectures.
Thus, RISC architectures - most notably ARM chipsets - have been widely
used to minimize energy consumption on mobile and energy constrained de-
vices. An open question among the research community is whether RISC
architectures are capable of performing well under the computing-intensive
workload that HTC and scientific computing require. Accoriding to Abdu-
rachmanov, et al. [3], ARM chipsets are an example of widely used RISC
architectures.
According to Abdurachmanov, et al. [3] , the ARM architecture is a
RISC architecture developed by the company ARM Holdings. As a RISC-
based chip, the ARM processors require less transistors than the typical CISC
solutions. According to Zhonghong Ou, et al. [51], this approach reduces
the overall power consumption of the RISC architectures when compared to
CISC architectures. For this reason, ARM units have been widely used in
energy constrained devices such as embedded systems, laptops and smart-
phones. These applications are responsible for the rise of ARM processor in
the market in the last decade. The 32 bit ARM architecture, mostly known
for ARMv7, is one of the most popular architectures in the mobile devices.
While ARMv7 has been taking over the low-energy processor market, the
ARMv8 architecture [4] introduces the a RISC 64-bit with focus on power
e cient devices. Given the fact that ARM architecture were developed from
the ground up with energy e ciency as main priority, studies such as Abdu-
rachmanov, et al. [28], [32] and this thesis have delved around the idea of
using the ARM architectures to improve the energy e ciency of HTC data
centers.
Literature review
Several studies have been researching on how can RISC architectures in
general - and ARM in particular - be used to improve energy e ciency.
Zhonghong Ou, et al.[51] compare ARM-processor based clusters with In-
tel clusters from a energy e ciency and cost e ciency perspective. They
analyzed and compared ARM Cortex-A8 and Cortex-A9 with Intel Atom
and Intel Sandy Bridge microprocessors and concluded that there is no fun-
damental di↵erence in the design of CISC and RISC microprocessors that
could make one more energy e cient than the other. There is, instead, dif-
ferent design considerations when Intel and ARM developed their processors
and that is what makes the di↵erence in terms of energy e ciency. Another
study on the comparison between RISC and CISC architectures in terms
of power consumption was conducted by Blem, E, et al. [34]. The study
acknowledges that today, the once marginally used RISC architectures are
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blooming, due to their use in low energy devices such as mobile devices and
embedded systems. Furthermore, they also state that the traditionally low
power ARM architecture is entering in the high-performance server market.
Zhonghong Ou, et al. [51], [34] conclude that the energy performance edge
of RISC over CISC architectures exists because of design points, rather than
intrinsic characteristics of either RISC or CISC. The authors conclude, thus,
that the size of the instructions set in the CPU does not account for the
energy performance of the cores. Indeed, the discussion among the research
community about the di↵erences between CISC and RISC architectures in
performance has been happening for a while. Already in 2009, Ciji I. et al.
[43] discuss about the community debate between CISC and RISC from a
performance perspective.
Lozano, H, et. al. [47] acknowledge that to process HTC tasks in RISC
architectures is a challenging task due to its design particularities that in-
hibits performance. The research conducted by Padoin, E.L., et al.[52] aims
at studying several characteristics of ARM processors such as energy e -
ciency, execution time and power consumption. Their main goal was to
verify whether clusters using RISC architectures - and thus with low power
consumption - would be feasible. The experiments conducted during the
study used an ARM development board, as in our study. Padoin, E.L., et
al. [52] concluded that ARM clusters show potential as an alternative to the
widely used Intel x86 architectures.
Even from a broader point of view, RISC architectures are been seen
as an alternative for the widely used CISC architectures. Patterson, David
A., et al. [53], the authors claim that the future generation of very large
scale integration (VLSI) computers might be more e↵ectively implemented
as RISC than as a CISC architecture.
In Abdurachmanov, et al. [28], a server-purpose ARM machine is com-
pared with the recent Intel architectures, such as the recent Intel Xeon Phi
and a dominating Intel product intended for HTC workloads (Intel Xeon
E5-2650). The workload for comparing the architectures was ParfullCMS.
They based the results on performance (events per second) and scalability
over power (watts). In addition to performance and energy consumption
comparisons, the paper describes the porting endeavors of the CMSSW to
ARMv8 64-bits architecture.
Abdurachmanov, et al. [28] used an APM X-Gene 1 running on a develop-
ment board. It consists of a 8 physical core processor running at 2.4GHz with
16GB DDR3 memory. The authors highlight that the firmware for managing
processor ACPI power states was not available when the study was made. It
is expected that the energy performance will improve once the firmware will
be available.
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Under the circumstances of the experiment, the overall results show that
APM X-Gene is 2.73 times slower than Intel Xeon Phi. From the energy con-
sumption performance (events per second per watt), the Intel Xeon E-2650 is
the most e cient, with APM X-Gene presenting similar performance despite
the absence of platform specific optimizations. Therefore, they conclude that
the APM X-Gene 1 Server-On-Chip ARMv8 64-bit solution is relevant and
potentially interesting platform for heterogeneous high-density computing.
According to Abdurachmanov, et al. [32], processors have hit scaling
limits after the year of 2015. There has been development of multiprocessor
architectures that allow to run parallel tasks. However, also commodities
such memory, I/O streams and energy need to scale proportionally in such
architectures.
2.5 Workload scheduling based on dynamic
energy pricing
The workload scheduling based on dynamic energy pricing can be a good
approach when certain conditions are in place. Firstly, in situations when
the energy price changes according to the overall power grid energy usage.
Secondly, when there are machines with di↵erent energy e ciency and com-
puting performance available. Given these conditions, the main concept is
to schedule the workload to more energy e cient machines when the energy
price is higher. On the other hand, when the energy price is lower, faster
machines can be without major increase in electricity bill.
Literature review
There are several studies exploring inter data center solutions to lower the
electricity bill by leveraging both location and price dynamics of energy pric-
ing. The emphasis is given to job scheduling across data centers that are
located in di↵erent places. The main idea is to exploit the fact that en-
ergy prices change based on location and time. The research community is
mostly concerned with fairness, server availability, queue delays, bandwidth
costs with job migration and quality of service. In addition there are several
research studies related with migration of cloud computing jobs. Studies that
in one way on another address this perspective are Ren, Shaolei, et al. [57],
Buchbinder, Niv, et al. [35], Rao, Lei, et al. [56], Qureshi, Asfandyar, et al.
[55], Mei, Jing, et al. [49].
Besides inter center solutions, the research community has been address-
ing the power consumption of the computing nodes specifically from a data
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center perspective. This perspective is closer to what we are trying to achieve
with our solution. For example, Xu Yang, et al. [63] achieve better energy
performance in a dynamic pricing environment with HTC systems by judi-
ciously scheduling parallel jobs - with di↵erent energy profiles - depending
on the energy pricing of the moment. The main di↵erence to our solution is
that the performance of the machines are not taken into consideration when
scheduling the jobs, but rather the energy profile of each job.
Another related study was conducted by Yan Wang, et al. [61], in which
the authors came up with an optimal algorithm and two heuristic algorithms
to schedule tasks to heterogeneous processors. The study also takes into
consideration the memory allocation in heterogeneous memory in order to
minimize energy consumption while meeting the assumed deadlines. Their
work also considers heterogeneous memory allocation as well. They consider
a computing process executing several tasks in a parallel computing envi-
ronment. The system consists in a variety of di↵erent computational node,
each of one with a given number of processors. All computational nodes are
connected by a high-speed network. Thus, all the processors can cooperate
and realize complementary and parallel tasks. From the energy point of view,
the processors of each computational node have an energy profile assigned
and have a certain frequency, which will be taken into consideration when
scheduling the task. The work dates from end of 2014, which indicates that
this is a trendy and hot subject.
A similar idea has been explored by Guosun Zeng, et al. [64]. They
present only heuristic algorithms to schedule tasks on heterogeneous com-
puting systems, based on e ciency and energy consumption. They develop
heuristic algorithms due to the fact that an optimal solution for the needed
scheduling is NP-complete.
According to Ren, Shaolei, et al. [57], because of the magnitude of energy
costs in data centers, it is important to lower the energy consumption in data
centers. The servers are composed of heterogeneous machines. In addition,
the data centers may be located in di↵erent geographical locations and, thus,
have di↵erent energy tari↵s. Ren, Shaolei, et al. [57], claim that the key idea
to lower the energy bill in data centers is to have energy e ciency servers
and schedule the jobs to where energy is more a↵ordable at a given time. In
the context of servers distributed over di↵erent geographical locations, it is
also important to satisfy fairness and delay constraints. This scenario is less
critical when the server is not distributed, as in our case.
Ren, Shaolei, et al. [57] present an on-line scheduler that distributes
batch workloads across multiple data centers geographically distributed. The
scheduler aims to minimize the energy consumption of the set of servers hav-
ing into consideration fairness and delay requirements. The scheduler is
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inspired on the technique that optimized time-varying systems. The algo-
rithm takes a queue of jobs schedule them to the di↵erent servers having in
consideration the (1) server availability, (2) energy price and (3) job fairness
distribution. Consequently, the algorithm is tuned to calculate the trade-o↵
between energy pricing, fairness and queuing delay.
In Ren, Shaolei, et al. [57], the scheduler developed takes into consid-
eration the server availability, energy costs, fairness and queuing delay to
schedule random jobs arrivals. It opportunistically schedules jobs when (and
to where) energy prices are low. Comparing to our study, though, we do not
consider geographically distributed servers but rather, we have schedule the
jobs based on the heterogeneous set of machines existing on the server.
Buchbinder, Niv, et al. [35] aim to leverage the temporal and geographi-
cal variation of electricity prices, in the context of data centers. They study
algorithms to schedule (migrate) jobs in data center based on the energy cost
and availability. When the servers are in di↵erent geographical location, costs
with data migration have to be taken into consideration, namely bandwidth
costs of moving the application state and data between data centers. The
bandwidth costs increase proportional to the amount of data migrated be-
tween servers. Their study focuses on inter data center optimization, rather
than intra data center optimization. The algorithm di↵ers from others in 3
major di↵erences: First, they consider migration of batches of jobs. Second,
the algorithm has into consideration the future influence of the job schedul-
ing, providing robustness against any future deviations of the energy price.
Finally, they also take into consideration the bandwidth costs associated with
job migration across data servers.The main point is to provide a good trade
o↵ between the energy pricing and the job migration, taking into consider-
ation the bandwidth prices. Comparing to our study, we do not approach
the problem from an inter data center perspective, but rather from an intra
data center, by scheduling the jobs to machines depending on their energy
performance and the actual energy prices. One interesting idea from this
study that can be used, is the usage of an online algorithm that takes into
consideration the expected prices and also the actual prices.
Rao, Lei, et al. [56] try to systematically study the problems of how min-
imize the electricity cost in data centers while guaranteeing minimal quality
of service. To that end, they take into consideration the local and time di-
versity of electricity prices. The contributions are twofold: In one hand, they
show that local and time dependent electricity pricing can be leveraged to
minimize total energy price of clusters of data centers. On the other hand,
they present a mixed-integer optimization formula with linear programming
formulation to show that the energy pricing of clustered data centers can be
improved under such conditions. To model the total of electricity costs, they
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assume that all the servers have a similar power profile - which means that all
the servers, disregarding their locations, have the same workload. They cal-
culate the power consumed by the server by multiplying the total of servers
at a certain region by the total of workload they have. They obtain the
most e cient solution, they approximate an optimization problem through
a linear programming formulation and then, convert the linear programming
formulation to a minimum cost flow problem.
This work dates from 2010 and don’t take into consideration the band-
width costs of migrating the batches between data centers. Even though
that is not an issue in our study, this is taken into consideration in other
works such as conducted by Buchbinder, Niv, et al. [35]. Again, it is part of
the set of studies on inter data-center and electrical costs optimizations that
location and time based pricing allows.
Qureshi, Asfandyar, et al. [55] show that existing systems may be able
to save millions of dollars by judiciously schedule workload to servers taking
into consideration the temporal and geographical variation of energy prices.
The results are based in historical data collected on Akamai’s CDN.
Xu Yang, et al. [63] leverage the fact that parallel jobs have distinct en-
ergy profiles. Taking it into consideration, they study the impact of schedul-
ing jobs according to the energy prices at a given moment and the job’s
energy profiles. So, the study aims to reduce the electricity bill by schedul-
ing and dispatching jobs according to their energy profile. Their solution has
a negligible impact on the system’s utilization and scheduling fairness.
Their basic idea is to schedule jobs with low energy profile during on-peak
electricity time and, on the other hand, schedule jobs with high energy profile
during the o↵-peak electricity time. In addition, the scheduling is done in
such a way that it is guaranteed that there is no degradation of the overall
system performance.
The authors claim that ”A key challenge in HTC scheduling is that sys-
tem utilization should not be impacted. HTC systems require a tremendous
capital investment, hence taking full advantage of this expensive resources is
of great importance to HTC centers.”. This may make impractical and wreck
our solution, because of the inevitability of turning o↵ (or idle) great amounts
of computing resources. Although, Internet data centers (cloud data centers)
may be a good match to our solution: usually there are much less resources
being used at a given time than in HTC computing [need confirmation, par-
tially mentioned in this article]. The scheduling algorithm used places jobs
in a time-window. The jobs are chosen to run based on job fairness, job
energy profile and energy prices at a given time. A greedy algorithm and
0-1 Knapsack based policy are used to minimize the electrical costs. Their
results show that gains in the order of 23% can be obtained without impact
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on the overall system.
According to the survey carried by Xu Yang, et al. [63], the dynamic
energy pricing has been implemented in the biggest markets in Europe, North
America, Oceania and China, while Japan was at the time starting to test
it on its major cities. They develop two power aware job policies: 1) greedy
approach, where jobs are allocated based on their energy profiles and 2) 0-
1 Knapsack based policy, where both job profile and system utilization are
taking into consideration.
TMei, Jing, et al. [49] present a novel task scheduling algorithm for HTC
systems which considers two main points: reducing the energy consumption
of the overall system and minimize the schedule length. An HP system is
defined by the authors as set of distributed computing machines with di↵er-
ent configurations connected through a high speed link to compute parallel
applications.
They assume a that all the information needed to schedule the task is
known beforehand. The scheduling algorithm assigns then the jobs to the
di↵erent machines. Thus, the scheduling algorithm is said to be static, in
opposition to, for example, the on-line algorithms. One of the particularities
of the algorithm is to reduce the impact of duplication-based algorithms. The
duplication-based algorithms schedule jobs across machines redundantly, in
order to maximize performance by eliminating intercommunication between
tasks. However, from the energy consumption point of view, it is not th
ideal situation since more than one processor are performing the same job.
Once again, this research work aims at improve the energy e ciency of HTC
systems at a distributed level and do not focus, as our approach, on inter
data center solutions.
Yan Wang, et al. [61], the authors address the problem of an energy aware
scheduling for heterogeneous data allocation and task scheduling. The prob-
lem consists in finding the best tasks scheduling in a heterogeneous system
that meet the deadlines while minimizing the energy consumption.
The processors and memories come in di↵erent flavors nowadays in HTC
systems, making complex the task of e ciently schedule processor power and
memory space in an energy e cient way. The problem of finding an optimal
processor and data scheduling becomes critical when trying to minimize en-
ergy consumption and meet imposed deadlines. As the study shows, there
are several research e↵orts tackling the task scheduling problems on het-
erogeneous computing and, most notably for our research. They present an
optimal algorithm and two heuristic algorithms to solve the HDATS problem,
since the optimal algorithm takes too long to solve problems until 100 nodes.
The optimal solution has two phases: First is uses the DFG Assign CP algo-
rithm to better map each task to node. Secondly, it choses the data assign-
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ment to whose total energy consumed is reduced and the deadlines met.
Guosun Zeng, et al. [64] claim that, unfortunately, there are not many
studies of processor scheduling algorithms that take into consideration both
time and energy. In this study, they explore heuristic scheduling algorithms
focused on high performance computing and green computing. They work on
heuristic algorithms and not in the optimal algorithm, because the optimal
algorithm is proven to be NP-complete.
Chapter 3
Tools and techniques for energy
measurement
The recent scientific applications have to process and store considerable vol-
umes of data. It is expected that the volume of data will increase considerably
in the future, as technology improvements and requirements increase. This
fact increases considerably the costs with energy in a HTC system. Thus,
energy consumption has become a major concern amongst the scientific com-
munity.
It is critical to understand how energy is used by the HTC systems and
its components, in order to develop solutions for improving energy e ciency
in HTC. The learnings, techniques and tools can be further implemented in
non-HTC systems with the same results.
This chapter outlines and describes tools and techniques for measuring
energy consumption in any machine. Our main goal is to use these tools
and techniques to study energy e ciency of HTC systems, more specifically
systems running on top of x86 and ARM architectures. The tools and tech-
niques described in this chapter were used widely during the study of energy
e ciency comparison described in the following chapters.
The results of this section were publish in the conference proceedings
of the 16th International workshop on Advanced Computing and Analysis
Techniques in physics research (ACAT’2014) [31].
3.1 The big picture
During this study, we will consider two di↵erent granularities at which is
possible to measure the energy consumption of a computing system. The
two granularities are coarse and fine granularity and they di↵er on the type
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of system components that are taken into consideration when measuring
energy consumption.
The coarser granularity takes into account the behavior of the whole node.
This is usually investigated when engineering and optimizing computing cen-
ters. Alternatively, a more detailed approach is to look into the components
which make up the active parts of a node, in particular the CPU and its
memory subsystem since these are responsible for a sizable fraction of the
consumed power. According to Abdurachmanov, et al. [31], those are the
components where the largest gains in terms of e ciency can be obtained
through optimizations in the software.
Coarse grain or external measurements
As stated by Abdurachmanov, et al. [31], if one is simply interested in the
coarse power consumption by node, external probing devices can be used:
monitoring interfaces of the rack power distribution units, plug-in meters
and non-invasive clamp meters (allowing measurement of the current pulled
by the system by induction without making physical contact with it). They
di↵er mostly in terms of flexibility. Their accuracy is typically a few percent
for power, whereas their time resolution is in the order of seconds. This
features are enough to optimize electrical layout of the data-centers or to
provide a baseline for more detailed studies.
Fine grain or internal measurements
An alternative approach takes into account the internal structure of a com-
puting element in an HTC system, as shown in figure 3.1. Almost all board
manufacturer provides on-board chips which monitor energy consumption of
di↵erent components of the system. These allow energy measurements of fine
grained detail, as it is possible to individually monitor energy consumption
of components such as the CPU, its memory subsystem, and others. Texas
Instruments TI INA231 is an example of such chips[23]. The TI INA231 is
a current-churn and power monitor which is found on the ARMv7 developer
board which we used for our studies. It is quite common in the industry.
Compared to external methods, these on-board components provide high
accuracy and reasonably high precision measurements (millisecond level).
Another example of a fine grained chip is the Running Average Power Limit
(RAPL) chip included in the recent Intel boards.
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Figure 3.1: Components that contribute for power consumption in HPC.
Taken from [31]
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3.2 Tools for measuring energy consumption
Internal tools
Running Average Power Limit
Recent Intel boards provide a powerful way to measure fine grained energy
consumption of their CPUs with the Running Average Power Limit (RAPL)
technology. RAPL has been included on the board from the factory since
the Sandy Bridge family of processors.
Contrary to other solutions (such as TI INA231, for example), which
are implemented as discrete chips, RAPL is embedded as part of the CPU
package itself and provides information on the CPUs own subsystems. In
particular RAPL provides data for three di↵erent domains: package (pck),
which measures energy consumed by the system’s sockets, power plane 0
(pp0), which measures energy consumed by each and every core, and dram,
which accounts for the sum of energy consumed by memory in a given socket.
[11]. As for the discrete components, the timing resolution of measurements
is in the millisecond range, according to Balaji Subramaniam, et al. [59]. The
range is fine grained enough to use the data to build an energy consumption
sampling profiler for applications, similar to how performance sampling pro-
filers work. Finally, in addition to power monitoring of the sockets, RAPL
can limit the power consumed by the di↵erent domains. This feature, usu-
ally referred as power capping, allows the user to limit the average power
consumption of a set of components.
TI INA 231
There are chips that provide similar power monitoring capabilities than
RAPL, but for any architecture and technology. An example is the Texas
Instrument (TI) INA231 [23]. The TI INA231 is a power monitor that re-
ports current, voltage and power consumption of CPU, DRAM and cores of
the SoC which is attached. Some vendors include the TI INA231 in their
boards from origin, relying on an external technology to provide the same
capabilities as RAPL monitoring.
Similarly to RAPL, the sampling resolution is high (at the sampling rate
of microseconds) and the error is relatively low. On the other hand, the TI
INA231 does not have capping capabilities.
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External tools
There are di↵erent techniques and tools to measure the power consumed by
the whole system 3.1. Usually when the system is part of a server rack, the
rack itself o↵ers an API to sample the power consumed by each of the systems
and overall rack power consumed. For simpler systems, it is recommended
to use either power sockets with power meters or an external power meter.
The resolution and errors of external tools vary according to their na-
ture. The resolution can range from microseconds - when the sampling is
done digitally - to seconds - when the sampling is done by a person. It is
recommended to use API and digital based external tools in order to achieve
the best resolution and error possible.
Conclusion
There are many di↵erent methodologies and tools to measure energy con-
sumption of computing systems. The di↵erences between the existent options
range from granularity, accessibility, error and resolution and also from hard-
ware or software approaches. The decision for which tools and techniques
should be relied upon for the measurements is important when conducting
research on energy e ciency. The decision is directly dependent on the goals




We performed experiments with di↵erent hardware setups. The experiments
consisted on running simulations of HPC workload while measuring the en-
ergy consumed by CPU and by the whole machine. The main goal is to
compare the energy e ciency of ARM and Intel architectures. To attain
that goal, we compared the results of the experiments to evaluate the poten-
tial of ARM architectures to perform HPC tasks, in comparison to the Intel
architectures.
The software used to run the computing tasks widely used in production
and research at the CMS experiment. In order for the results to be as re-
alistic as possible, we used data analysis software which are widely used in
production at CERN.
We organized the experiments in 2 sets. The conditions under which the
experiments were conducted were similar. Due to hardware and software
limitations and availability, it was not possible to completely reproduce the
experiment conditions across all the sets. However, we believe that the dif-
ferences will a↵ect the final results only to a reasonable degree, making it
possible to scientifically compare the results. This and other considerations
will be discussed further in the Analysis chapter.
The tools and techniques used to perform the energy consumption mea-
surements were based on the study presented on the previous chapter. The
setups of the experiments, methodology and tools used to perform the en-
ergy measurements during the experiments are explained and detailed in the
following sections.
Throughout this chapter, we will label set of experiments as experiments
conducted with the same hardware and software configuration. The degrees
of freedom of each experiment are the number of events and number of
threads processing the workload.
For each setup, we outline the hardware, software setups and the used en-
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ergy measurement tools. During this chapter and throughout the rest of the
thesis, we will describe each batch of experiments as first set of experiments
and second set of experiments.
The remainder of this chapter divided in three sections. Firstly, we discuss
about the software used to perform the experiments. Secondly, we outline
the most relevant characteristics of the architectures used during the exper-
iments. Lastly, we describe the setup of the experiments and methodology
used to perform the experiments.
4.1 Software
In order to achieve result closest to reality, we ran our experiments in software
which is widely used at CERN to analyze data from the CMS experiments.
In order to analyze data from the CMS experiment, researchers use the CMS
Software components (CMSSW) [7]. The CMSSW is a collection of software
available as a framework. It contains the software components necessary for
physicists to perform data analysis. The main components are event data
model and services needed by the simulation, calibration and alignment and
event reconstruction modules. The CMS data event model uses an Event as
an abstraction. An Event is an object that contains all the raw and recon-
structed data from a CMS collision. A collection on Events are processed
and analyzed by researchers to understand how the particles in the collision
behaved.
In some of the setups used during our experiments, the CMSSW could
not be used due to lack of hardware support. In those cases we relied on a
Geatnt4 benchmark [40] called ParFullCMS. ParFullCMS is a cross-platform
test that simulates a subset of tasks carried by CMSSW. In addition, it
is capable of running in multi-thread. ParFullCMS has been used in other
research studies such as by Abdurachmanov, D. et all [28] to overcome similar
the hardware support limitations as in our experiment setups.
4.2 Hardware
The focus of this work is to compare energy e ciency of ARM architectures
and Intel based processors under similar workload. Our hardware choice was
conditioned to the machine availability when the study was conducted. In
addition, we also aimed at comparing similar conditions and workloads across
all the set of experiments.
The ARM machines used were a single-board ARM processor developed
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by Odroid [21] and a server class ARM processor by Boston Viridis [24]. The
Intel machines used were part of the micro-architectures family Sandy Bridge
and Intel Bonnell. In the following sections, we will describe the hardware
architecture, features of the hardware used to run the experiments.
4.2.1 ARM architecture
Boston Viridis server
The Boston Viridis server is one of the first ARM architecture based servers
where the processors, IO and networking are fully integrated in one single
chip. According to the vendor, the server is intended to perform in a web
server, cloud and data analytics environment with outstanding power perfor-
mance [24].
Figure 4.1: A. Viridis Server chassis with 12 energy card in it. B. Energy
card with 4 nodes. Taken from [24]
The Boston Viridis server used in this study (which we will label as
ARM viridis throughout the rest of the document) consists of a chassis with
twelve racks, each with an energy card. Each energy card contains four
nodes, as represented in Fig. 4.1. A node is an ARM based CPU fabricated
by Calxeda. The block diagram of a node is represented on Fig. 4.2.
Each ARM viridis node contains four ARM A9 Cortex core with a clock
speed up to 1.4MHz. A memory controller and L2 cache is included on the
chip. In addition, a couple of energy management blocks and IO controllers
complete the Calxeda EnergyCore processor 4.2. These energy measurement
blocks were used to perform part of the energy measurements with this setup.
According to [2], the ARM A9 Cortex is a popular and mature general
purpose core for low-power devices. It was introduced in 2008 and it remains
a popular choice in smart-phones and applications enabling the Internet of
Things (IoT) [2]. The ARM A9 Cortex supports the ARMv7A instruction
set architecture. A detailed study of the ARMv7A internals is out of scope of
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Figure 4.2: Block diagram of Calxeda EnergyCore. Taken from [24]
this work. More detailed specifications about the internals of the ARMv7A
instructions set can be found in [2].
ODROID-XU3 development board
The ODROID-XU3 [21] is an open-source development board produced by
Hardkernel. They claim that the ODROID-XU3 is a ”new generation of
computing device with more powerful, more energy e cient hardware and
smaller form factor” [21]. At the time of these experiments, the ODROID-
XU3 was mostly used for testing and platform development and it was not
intended to run in production scenarios. Throughout this document, the
ODROID-XU3 described in this section will be called ARM odroid.
The ODROID-XU3 processor has four Samsung Exynos-5422 Cortex A15
and four Cortex A7 cores, with 2GB of LPDDR2 RAM. Only four cores are
working at the same time and they are scheduled based on the big.LITTLE
technology. The big.LITTLE technology [1] automatically schedules work-
loads across cores based on performance and energy needs. The vendor claims
that the big.LITTLE technology can achieve energy savings from 40% to 75%,
depending on the performance scenario [1]. It is important to note that, even
though the CPU contains eight cores, only four of then are working at a given
moment. The block diagram of the ODROID-XU3 can be seen in 4.3.
The ODROID-XU3 has a Texas Instrument power monitor chip (TI
INA231) embedded from origin. The TI INA231 provides an API to read the
energy consumed by the cores and DRAM at a sampling rate of microsec-
onds. These readings can be easily triggered and read through software and
consist of an accurate way to make fine-grained energy consumption mea-
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surements. We assumed that the measurements made by the TI INA231 can
be compared to the RAPL technology by Intel.
Figure 4.3: ODROID-XU3 block diagram. Taken from [21]
4.2.2 Intel x86 architecture
We used three di↵erent machines running CPUs from the x86 Intel instruc-
tion family. The Intel x86 machines are the most widely used solutions for
server and workstation applications nowadays. According to Gartne [5], Intel
market share accounts for 92% of worldwide sold server processors in 2013.
Following the trend, the majority of computing nodes at CERN Intel x86
CPUs.
The Intel Xeon used in the experiments had RAPL enabled (refer to
Chapter 3), which allowed us to measure energy consumption accurately at
a fine-grained level. Since the Intel Atom and Intel Quad machines did not
have RAPL technology enabled, we used a clamp power meter to measure
the energy consumed by the CPU at a given time during our experiments.
The di↵erent types of measurements within the same architecture and its
possible a↵ect on he final result are discussed in the Analysis section.
Intel Xeon
The Intel Xeon family [15], is an Intel x86 microprocessor release that is
targeted to non-consumer workstation. The main target of this family of
processors are data centers, servers and embedded devices. Based on Intel’s
o cial web page [15], Xeon family of processors o↵ers a range of solutions
for real time analytic services. Among those capabilities, Intel Xeon features
an implementation of RAPL, which is a mechanism that provides feedback
on the performance impact of power limiting.
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Intel Quad
The Intel Quad Core 2 family [14] is a consumer targeted 64-bit x86 four core
microprocessors CPU. The first Intel Quad core 2 qas released in 2006 and
according to o cial sources this family of processors is in end of life status
and seen as legacy technology. This family of CPUs has thermal monitoring
techniques but does not include the RAPL component as the more recent
Intel products.
Intel Atom
Intel Atom [13] is the family of Intel CPUs targeted at low power consuming
devices, such as laptops, smart phones and embedded devices. Its ultra-low-
voltage 32 bits architecture was design for energy e ciency and low power
consumption. As in Intel Xeon, RAPL was not included in this family of
CPUs.
The chips that are part of the Intel Atom family are the ones closer to
the ARM chipset in terms of design, purpose and power consumption.
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4.3 Experiments setup
4.3.1 First set of experiments
Hardware specifications
For the first set of experiments, we used three machines with di↵erent hard-
ware setups. The three machines di↵er in architecture and purpose. We ran
the same workloads in a x86 Intel Atom and Intel Quad for comparison.
Below, we outline the most important specifications of the hardware se-
tups we used for the experiments.
Intel Atom
kernel & sys: Linux cernvm 2.6.32431.5.1.el6.x86 64
OS: Scientific Linux release 6.5 (Carbon)
CPU: 4x IntelTM AtomTM CPU D525 1.8GHz
Memory (MemTotal): 3925084 kB (4GB)
For more detailed specs refer to the o cial Atom specs [12].
Intel Quad
kernel & sys: Linux cern-vm 2.6.32-431.5.1.el6.x86 64
OS: Scientific Linux release 6.5 (Carbon)
CPU: 4x IntelTM CoreTM2 Quad CPU Q9400 2.66GHz
Memory (MemTotal): 7928892 kB (8GB)
For more detailed specs refer to the o cial Intel Quad specs [14].
ARM Viridis
kernel & sys: Linux 3.6.10-8.fc18.armv7hl.highbank
OS: Fedora release 18 (Spherical Cow)
CPU: 4x Quad-Core ARMTM CortexA9TM processor 1.4GHz
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Memory (MemTotal): 4137780 kB (4GB)
For more detailed specs refer to the o cial ARM Viridis specs [8].
Software and workload
We used the CMSSW framework in the generation-simulation mode (GEN-
SIM). The work-flow performs a Monte Carlo simulation of 8 TeV LHC
Minimum bias event using Pynthia8 (generation step), followed by Simulation
with Geant4 (simulation step). At the time of the experiments, the CMSSW
port for ARM had limitations on the multi-threading support. We wanted
to study the energy consumption of each hardware setup given di↵erent core
load. Thus, we spin up di↵erent processes instead of threads. The core-load
levels used were 1/4, 1/2, 1 and 2 processes per number of physical cores.
Metrics
The energy e ciency metric used in this study is the ratio of performance
per power consumed (in watts). Performance consist on the average of events
computed per second. Considering this metrics for comparing energy con-
sumption, we consider a system to be as energy e cient as higher the ratio
nr of events/s/W is.
Given the hardware disparities of the setups we had in place to run our
experiments, we used the performance (average events computed per second)
as a way to uniform the results.
Tools for measuring energy consumption
For this set of experiments, we performed physical measurements using an
external clamp meter. The clamp was a Mini AC/DC Clamp meter Mastech
MS2102 AC/DC (see Figure 4.4). The clamp meter supports a maximum of
200A current, which was enough for our experiments. In addition, it presents
an accuracy of +-2.5%.
4.3.2 Second set of experiments
Hardware specifications
For the second set of experiments, we again used three machines with di↵erent
hardware setups. As in the first set of experiments, the three machines di↵er
in architecture and purpose. The ARM Virdis - which was used in the first
set of experiments - was also used during the second set of experiments. In
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Figure 4.4: Mastech MS2102 clamp meter used to measure energy consump-

























Table 4.1: Summary of the 1SE specifications
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addition, we also used another machine powered by an ARM CPU. The ARM
Odroid is a development board manufactured by HardKernel [21]. ARM
Odroid provides a cheap and easy way to develop hardware and software
on top of an ARM architecture. As for the Intel architectures, we used Intel
Xeon, a machine from the Intel Sandy Bridge family and powered by an Intel
R5-2650 CPU. This machine was part of a server rack and it was intended
for high performance scientific computation in a production scenario.
Below, we outline the most important aspects of the hardware setups we
used for the experiments.
ARM Viridis
kernel & sys: Linux 3.6.10-8.fc18.armv7hl.highbank
OS: Fedora release 18 (Spherical Cow)
CPU: 4x Quad-Core ARMTM CortexA9TM processor 1.4GHz
Memory (MemTotal): 4137780 kB (4GB)
For more detailed specs refer to the o cial ARM Viridis specs [8].
ARM Odroid
kernel & sys: Linux 3.10.24 LTS
OS: Ubuntu 14.04.3 LTS (Trusty Tahr)
CPU: 2x A15 and/or A7 cores(big.LITTLE technology) - A7 at 1.4GHz
and A15 at 2GHz
Memory: 2GB
For more detailed specs refer to the o cial ARM Odroid specs [20].
Intel Xeon
kernel & sys: Linux cern-vm 2.6.32-431.5.1.el6.x86 64
OS: Scientific Linux release 6.5 (Carbon)
CPU: 4x IntelTM CPU E5-2650 2GHz
Memory: 252GB
For more detailed specs refer to the o cial Intel Xeon specs [16].
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Software and workload
We used the ParCullCMS mode of CMSSW for generating the workload.
The ParFullCMS mode is a multi-threaded Geant4 [40] benchmark. It uses
a complex CMS geometry for the event simulation and has the advantage of
being multi-threaded in both Intel and ARM architectures. As in the first
set of experiments, we measured the energy consumed by the machine under
di↵erent physical core loads. The core-load levels used were 1/4, 1/2, 1 and
2 threads per number of physical cores.
Metrics
As in the first set of experiments, the energy e ciency metric used in this
study is the ratio of performance per power consumed nr of events/s/W.
The hardware setups used in the second set of experiments di↵er in specs
and features. Therefore, we used the this metric as a way to uniform the
results.
Tools for measuring energy consumption
For the second set of experiments, we performed both internal and external
measurements in the Intel Xeon and ARM Odroid. On the ARM Viridis, we
performed only internal measurements given the lack of a tool that would
perform with the same degree of accuracy than the tools used for Intel Xeon
and ARM Odroid. All the tools used to measure energy consumption were
embedded in the hardware setup of the machines.
For the ARM Odroid, we used a Texas Instrument power monitor chip
(TI INA231) for internal measurements. The TI INA231 allowed us to sam-
ple the energy consumed by the cores and DRAM at a frequency rate of
microseconds. For the external measurements on the ARM Odroid, we used
an external plug-in power monitor with a computer interface for sampling
and storing the results.
For the Intel Xeon machine, we used the Running Average Power Unit
(RAPL) technology to perform internal measurements. The RAPL allowed
us to sample the energy consumed by the CPU’s package, DRAM and cores.
For the external measurements, we used an API provided by the server rack’s
PDU. This API provides a measure sampling rate of around 1 second.
For the ARM Viridis, we used the capabilities of the Intelligent Platform
Management Interface (IPMI) [17] included in the server from origin. The
IPMI is a chip that runs as a separate subsystem and is attached to the
motherboard. The ARM Viridis implementation of IPMI provide several
capabilities, namely internal hardware energy monitoring. We leveraged the






























Table 4.2: Summary of the 2-SE specifications
IPMI tools to perform internal energy consumption of the ARM cores during
the experiments
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4.4 Summary
We have performed several experiments under di↵erent hardware setups. Our
main goal was to understand how the ARM and Intel architectures perform
under similar workloads from an energy consumption standpoint.
In this chapter we outlined the setup of the machines used during the
experiments.
The hardware setups were chosen given their similarity and possibility
of a reliable comparison and hardware availability. It is important to note
that both ARM Viridis and ARM Odroid machines are much more recent
than the compared Intel hardware. All the ARM machines used were still
a technology that was yet to find production stability at the moment of the
experiments. On the other hand, the Intel architecture used in this study
was widely used in real HPC applications at the time of this study.
For this study, we assume that the RAPL, the internal TI INA231 chip
and the IPMI tools for internal energy consumption measurement are simi-
larly accurate and would produce the same results if interchanged.
Chapter 5
Analysis
In this chapter, we present our analysis based on the experiments outlined
in the last chapter. The scope of the analysis presented in this section is
twofold: to compare the platforms from an energy e ciency perspective and
analyze the tools and techniques used on the di↵erent experiment sets.
The first section and second section of this chapter analyze the di↵erent
tools and techniques used to perform the experiments, as well as the results.
The first section analyses the first set of experiments, whereas the second
section is dedicated to analyses the second set of experiments. As stated
before, the di↵erence between first set of experiments and second set of ex-
periments has to do with the machine setups and the tools used to measure
the energy consumed. The data and results of the experiments are shown
along the analysis.
In the final of this section, we outline the highlights of the analysis for
each set of experiments.
5.1 First Set of Experiments
In figures 5.1, 5.2 and 5.3 it is plotted the energy measurements from the
beginning until the end of the event generation-simulation by the CMSSW.
The energy measurements were done using a meter clamp. The energy mea-
sured is represented in the Y-axis and the X-axis represents the time of the
experiment in samplings. For each experiment, a sample corresponds to the
same time.
In the figures 5.5, 5.6 and 5.7, we trimmed out the initialization stage
and connection stage of the workload and only show the event processing
stage. Whereas the Y-axi represents the energy measured in watts, the X-
axis represents the time spent until the correspondent energy sampling.
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Figure 5.1: All stages of the CMSSW experiments on Intel Quad
Finally, the figures 5.8 compare the time spent by each of the hardware
setups to process the tasks.
CMSSW stages
Based on the figures 5.1, 5.2 and 5.3, we can distinguish three di↵erent
patterns of energy consumption during the experiment. We refer to each
pattern as being part of a di↵erent CMSSW stage. The stages can be better
identified when plotting the memory workload and the CPU usage (see 5.4).
The first stage consists is the initialization process. During this stage,
the memory is the main module being used and thus, it is out of the scope
of this work to analyze this stage in depth.
The second stage is the connection phase. The goal of this stage is to
fetch the meta-data from the CERN servers that allow the event generation-
simulation. The meta-data is needed to perform the reconstruction of the
events. Once again, during this stage the CPU load is low when compared
to the memory workload.
The third stage corresponds to the event processing. This last stage is
CPU intensive and it has the most relevant data to to our study, since we
our goal is to compare the energy e ciency of the di↵erent CPUs. The event
processing stage alone is represented by the figures 5.5, 5.6 and 5.7.
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Figure 5.2: All stages of the CMSSW experiments on Intel Atom
Relative importance of the stages
The most important stage when studying the energy e ciency of workload
with the CMSSW is the last stage. There are three main reasons for that:
Firstly, the CMSSW configuration at CERN has caches that speed up con-
siderably the second stage, thus reducing the energy consumed in the con-
nection stage. Secondly, the first and second stages are not CPU intensive.
Lastly, the processing stage is the only one that the energy consumption is
dependent on the amount of events. Therefore, given any large amount of
data to be processed, the last stage will consume so much more energy than
the former stages that the first two stages will become irrelevant in terms
of overall energy consumption. Therefore, we focus our energy consumption
analysis on the event processing stage only. The event processing stage alone
is represented by the figures 5.5, 5.6 and 5.7
Over-committing CPU and energy e ciency
We consider a CPU to be over-committed when it has to process more threads
or processes than the physical cores available.
If we consider each hardware setup individually, the time needed for run-
ning the three stages of the experiment is roughly the same, if the CPU is not
over-committed. When the number of processes exceed the number of avail-
able cores, the time to process the events increases since there are no available
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Figure 5.3: All stages of the CMSSW experiments on ARM Viridis
cores to process the events concurrently. In the over-committed situation,
the time increase follows the ratio nr of processes/nr of cores available. For
example, if the number of processes running is 6 and the number of cores
available is 4, the time needed to process the events increases roughly 2/3
compared to when the CPU is not over-committed.
In terms of energy consumed by the CPU, we do not find any outstanding
di↵erence in terms of overall energy e ciency by comparing CPUs that are
over-committed vs non over-committed, as we can seen in the Figure 5.9.
However, we expect that if the ratio nr of processes/nr of cores available is
large enough, it can a↵ect negatively the energy performance given the energy
overhead spent when the jobs are being swapped.
Time comparison
When comparing the time taken by the di↵erent architectures to process the
same task (Figure 5.8), the pattern is evident. Regardless the number of
processes, the Intel Quad architecture is faster than Intel Atom. In addition,
ARM Viridis is faster than Intel Atom. This fact is due to the architectures
characteristics and its specifications, most notably the CPU clock speed.
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Figure 5.4: Memory usage during the 3 di↵erent stages
Energy e ciency comparison
Given the metrics used in this study (see Metrics section in the Experiments
chapter), it is clear that systems are proportionally energy e cient with
its ratio performance per watts. Therefore, by analyzing the Figure 5.9, it is
evident that given the architectures and its configurations, ARM architecture
outperforms in terms of energy e ciency its concurrence in all considered
scenarios. In addition, we conclude that between Intel architectures, Intel
Atom is more energy e cient than the Intel Quad.
Measuring tools: external monitoring
For this set of experiments, the external samples were acquired and recorded
manually. This factor had a visible impact on the resolution of the measure-
ments. It is clear that the plots show spikes and rough transitions between
samples. Moreover, the error tends to increase proportional to the human
interaction with the experiment. Therefore, we conclude that it is more e↵ec-
tive to use digital and automated ways to sample and log the data acquired
during the measurements.
Measuring tools: software-based monitoring
We used software measurement tools to get an estimated energy consump-
tion by the memory and other system components. In this particular set
of experiments, the memory energy measurements done with software were
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Figure 5.5: CMSSW experiments on Intel Quad - event processing stage
of particular help to distinguish the di↵erent stages, which existence was
unknown before the experiment. The software-based tools can be used as
a decision support and for learning about unknown and unexpected system
behaviors. Thus, even if the output does not directly show information about
energy consumption of the system, it can be important to support and ex-
plain expected - and unexpected - behaviors.
5.2 Second Set of Experiments
Energy e ciency comparison between Intel Xeon and ARMOdroid
In the Figure 5.10, we can see the energy e ciency comparison of Intel Xeon
and ARM Odroid. The righmost plot represents the internal energy mea-
surements, whereas the leftmost plot represents the external energy mea-
surements. As in other energy e ciency comparisons in this study, we used
the metrics nr of events/s/W to represent the energy performance of the
measured systems.
The main conclusion from 5.10 is that ARM Odroid outperforms Intel
Xeon in both internal energy e ciency and external energy e ciency.
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Figure 5.6: CMSSW experiments on Intel Atom - event processing stage
Energy performance and over-committed CPUs
It is noticeable that ARMOdroid has a significant energy performance decline
when its cores are over-committed. It is also interesting to see that the
energy performance decline in the ARM Odroid is relatively larger on the
internal energy measurements. One of the reasons we found in our raw
results to explain this phenomenon is the large increase of time taken to
process the events when the cores are over-committed. Thus, even if the
cores are consuming the same power during the event processing stage, the
energy e ciency will decrease with the time taken to process the events.
On the other hand, the energy performance of Intel Xeon does not seem
to be significantly a↵ected when over-committed. This can be explained by
the fact that Intel Xeon took roughly the same time to process the events
when using one core per event and half a core per event.
We believe that the di↵erent results between ARM Odroid and Intel Xeon
discussed below are due to the fact that ARM Odroid is a development board
and it does not implement sophisticated techniques such as Hyper Threading
Technology (HTT) by Intel [9]. According to Intel, HTT delivers two pro-
cessing threads per physical core, which allows highly threaded applications
to be processed faster. It is expected that if the ratio of nr of threads/core
would be larger than 2, energy e ciency of Intel Xeon would start to decline.
We believe that if we would over-commit Intel Xeon with more than 4
threads per core, the time to process the workload would increase, which
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Figure 5.7: CMSSW experiments on ARM Viridis - event processing stage
would be followed by a degradation of energy performance.
Measurement tools and techniques
The internal measurement tools used in ARM Odroid and Intel Xeon provide
a fine grained resolution to the core level. The TI INA231 and RAPL chips
can isolate the pp0, which consists of ALU, FPU, L1 cache and L2 cache
when performing energy measurements.
On the other hand, as stated in [10], the lower resolution that IPMI
tools o↵ers for internal measurements include energy consumed by the 0P9V,
1P8V, VDD and Vcore rails, which includes the system on the chip, DRAM,
Temperature Sensors, and ComboPHY Clock.
As a result of this measurement discrepancy, 5.11 shows that ARM
Viridis performs worse than any other machine. We believe that this re-
sult can be misleading, due to the fact that the tools used to measure the
energy consumed by each of the setups measure di↵erent components in the
CPU. We believe that if components measured in the ARM Viridis would be
same as the components measured on the ARM Odroid and Intel Xeon mea-
surements, we would obtain a di↵erent result. Namely that ARM Viridis
would, at least, perform better that Intel Xeon from an energy consump-
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Figure 5.8: Processing time comparison
tion perspective. Given the actual setup, we can not scientifically directly
compare the results.
Comparison between First set of experiments and Sec-
ond set of experiments
When we compare the main results of the first set of experiments (Figure
5.11) and second set of experiments (Figure 5.10) we may be inclined to
conclude that the setups in the second set of experiments presented an overall
more e ciency than the setups the first set of experiments. Again, the used
measurement tools play an important role and should not be disregarded
when analyzing the results. In the first set of experiments, we only performed
external measurements. Thus, we discard the possibility to compare the first
set of experiments results with the results of the internal measurements of
the second set of experiments. As for the external measurements performed
in both set of experiments, the tools for measuring the energy consumption
of both experiments have distinct resolution and grain. In the first set of
experiments, we used the clamp meter for measurements in all setups. As
for the second set of experiments, we used embedded and computer-assisted
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Figure 5.9: Energy e ciency comparison for the first set of experiments -
External measurements
tools to perform the external measurements. This discrepancy of tools, its
resolutions and errors, make it di cult to compare the results of the first set
of experiments and second set of experiments.
However, we can conclude that ARM architecture outperforms the Intel
architectures in each and every experiment, regardless the measurement tools
and methodologies used.
5.3 Conclusions
The main conclusion of our experiments is that given the setups used in our
study, the ARM chip-sets outperform Intel in terms of power e ciency in
every experiment.
We learned that the gen-sim mode of CMSSW has di↵erent stages and
the most relevant from an energy consumption point of view is the latest one,
when the events are processed.
In addition, we learned that the tools used to make the experiments play
a crucial role in the whole experiment. It is important to assure that the
measurement tools and methodologies in use are compatible and suitable to
produce results that can be compared. This aspect can be hindered based
on the availability of hardware and measurement tools. cite
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Figure 5.10: Multithreaded ParFullCMS comparison between Intel Xeon and
ARM Odroid
Figure 5.11: Multithreaded ParFullCMS comparison between Intel Xeon,
ARM Viridis and ARM Odroid
Chapter 6
HTC in a dynamic energy pric-
ing market
One of the ways to utilize the conclusions from the experiments conducted in
this study is to actively lower the energy bill in HTC. One approach could be
to schedule jobs between more energy e cient but slower ARM architectures
and the less energy e cient but faster Intel machines. This approach makes
sense in a multi energy price ecosystem. A multi energy price ecosystem is
an energy market where the prices float according to the overall power grid
usage.
In this chapter, we present a study about the potential of an algorithm
that schedules workload to machines with di↵erent energy and computation
performance, based on the the daily dynamics of energy price. The main goal
is to leverage computing heterogeneity to achieve the optimal ratio between
work produced and price paid.
6.1 Dynamic electricity pricing model
Figure 6.1: Examples of dynamic power energy pricing in di↵erent markets
We will use a simplified dynamic pricing model based on the empirical
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research of such models in real power grids. Based on some examples ob-
tained, we can conclude that not all the countries adopt a dynamic electricity
pricing model 6.1. For the sake of this study, we will consider a hypotheti-
cal case where the dynamic pricing model works as in 6.2. The red line in
6.2 represents the electricity price along the day. For the sake of simplicity,
during this study we define that the price of electricity can is 60 euros/Mwh
during 12 hours per day and 20 euros/Mwh during the remaining 12 hours
of the day.
As we can see based on the 6.2 and 6.1, our simplified energy model
presents a similar pattern to the energy prices of some countries.
Figure 6.2: Simplified pricing model based on the Germany energy market
6.2 Scheduling algorithm
Problem formulation
The main goal of the algorithm is to lower the electric bill in dynamic elec-
tricity markets. The algorithm schedules HPC workload among nodes with
di↵erent energy profiles, depending the energy price at the time. In addition,
the algorithm should ensure that a certain minimum amount of workload is
processed. Thus, the algorithm input can be defined as (see also 6.3):
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Energy profile of the machines:




Nr. events to be processed (ev);
Therefore, given a set of machines with di↵erent energy profiles; the com-
puting requirements (how many events must be processed in how much time);
and the energy pricing dynamics during 24h, what is the optimal machine
scheduling that ensure the computing requirements and achieve the lowest
price budget at the end of 24 hours ?
Figure 6.3: Example input for the scheduling algorithm
The scheduling algorithm
The scheduling algorithm is presented in 6.4. For simplicity sake, the algo-
rithm is written in Python.
The main idea behind the construction of the algorithm is that it should
assign the maximum number of events to be processed to the lowest priced
configuration possible, given the existent constrains (deadline). For example,
if it is possible to process all the data only using the ARM architecture in the
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Figure 6.4: Proposed scheduler algorithm written in Python
lowest and highest energy pricing times, then there is no need to use the Intel
machines to process the data. This way it is possible to reach the optimal
scheduling of processing power given a deadline and several machines with
di↵erent configurations.
Algorithm walk-through
The input of the algorithm are the number of days that we have to process
the data (deadline); the number of events to process; and a set of buckets.
We define a bucket as a tuple of (machine, energy price level) . The table
6.5 shows an example of what buckets can be. The expected output os the
final price of the scheduled processing. If the processing power of the data
center is not enough to complete the task before the set deadline, the output
will be an error.
Based on the code in 6.4:
Line 5 Sorts the buckets from lowest to highest price per event. The goal is to
use the as much processing power of the cheaper buckets as possible.
Line 7 The algorithm goes through all the available buckets. It starts by
considering the cheapest options and only uses the more expensive if
needed.
Line 11 Ensures that the money spent by the last bucket will only take into
consideration the events left.
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Lines 14-15 The money spent by a given bucket is the number of events processed
times the price per event.
Lines 18-20 When there are no events left to process, finish the algorithm and
calculates the final price (the sum of the money spent by all the buckets
to compute the tasks)
Lines 22 After the buckets had all the events processed given the deadline, if
there is still events left the algorithm throws an errors. In this case,
more buckets have to be added of the deadline should be increased.
Knapsack problem
From a theoretical perspective, we use a greedy algorithm to solve an in-
stance of the Knapsack problem. The Knapsack is a well known problem in
combinatorial optimization. According to Wikipedia [18], the problem can
be explained as following: ”Given a set of items with di↵erent values and
weights, determine e number of items to include in a collection so that the
total weight is less than or equal to a given limit and the total value is as
large as possible”
Use case
Let us consider the values presented in 6.5 as a case scenario to use the
scheduling algorithm. The values presented show the energy profile of a
hypothetical mini data center set up. The data center has only two machines:
a ARMv7 and a Intel x86 server. The energy profile (number of events
processed by day and energy consumed) is based on the values from the
experiments analyzed in the previous chapters. The prices are based on the
simplified dynamic energy pricing model of 60 euros/Mwh in the high pricing
hours (comprised of 12h/day) and 20 euros/Mhw in the low pricing hours
(comprised on 12h/day)
Given the data in the table 6.5, the algorithm should be started as shown
in the code in Fig. 6.6.
With the input 6.6 and the algorithm in 6.4, the result is that the
optimal final price for computing 1200000 events in 2 days is 1.97125776
euros, where the ARM machine processed 204120 events in the low pricing
window and 204120 in the high pricing window during the 2 days. As for the
Intel machine, it had to process only 791760 events during the low pricing
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Figure 6.5: Example input for the scheduling algorithm
window. The Intel machine does not need to be working during the high
pricing windows in order for the data center to meet the deadline.
We ran the scheduler algorithm with di↵erent deadlines to compare the
final prices and how much work do the di↵erent machines have to perform in
the di↵erent energy pricing window. The results are condensed in the 6.7.
Based on the information of the table 6.7, if we the deadline is stricter,
the price to pay will be bigger as expected. We can also conclude that the
machines we have access to are not able to process the 1200000 events in 1
day only. As expected, the more time there is to process the events, the less
the algorithm uses the most expensive buckets to process the data. When
the deadline is 75 and 100 days, all the events are processed by the ARM
machine during the time when the energy price is lower. Thus, this is the
cheapest possible case given the data center setups and energy price model
used in this use case.
6.3 Further developments
Well known algorithms such as job shop scheduling algorithm and others
can be applied using the same rational. We expect that di↵erent algorithms
present di↵erent results and that the nearly-optimal scheduling algorithm
can be achieved with one well studied existing algorithm. We believe that to
research heterogeneous HTC in a dynamic energy pricing market further on
may present potential to unlock savings in energy budget for data centers.
It would be interesting to apply several other scheduling algorithms to this
scenario and compare the obtained results.
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Figure 6.6: Start the algorithm programatically
6.4 Conclusions
Our solution takes a di↵erent perspective when compared with related re-
search. Studies conducted by Yan Wang, et al. [61] and Guosun Zeng, et al.
[64] do not take the dynamics of electrical pricing into consideration. Their
problem is already quite complex and proved NP-complete, to the point they
have to come up with heuristic algorithms to apply it in the real world.
Therefore, our approach is novel in narrow and still unexplored approach:
to develop a scheduling algorithm for heterogeneous HPC that takes into
consideration the nodes’ energy profile, the dynamic electricity price and also,
eventually, the tasks’ energy profiling. The algorithm would schedule the jobs
in order to minimize the energy consumption and energy bill (note: energy
consumption and energy bill are not the same thing), while the deadline is
met.
However, there are some open points that we still have might want to
consider. First, as Xu Yang, et al. [63] state, it is important to ensure
that the hardware existent in the data center is used at its full potential,
in order to not waste the investment made when it was purchased. Our
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Figure 6.7: Algorithm results for di↵erent deadlines
solution, though, does not insure that since the idea is to power down/idle
machines that are less power e cient in high-peak times. Secondly, from a
practical perspective, if we consider only the scheduling between ARM and
Intel architectures, it seems not likely that the data center will have the same
software running over both architectures at the same time, given the expertise
and investment needed to have the application stack running properly in both
architectures (as we witness with CERN’s e↵orts). If we decide to abstract
from that point and see the machine’s architectures as a black box, then
that’s not a problem. Thirdly, comparing with other recent research works
such as the one conducted by Yan Wang, et al. [61], our algorithm model
seems to be over simplifying the problem to an extent that might hinder our
purposes of creating a practical and energy e cient scheduling algorithm for
heterogeneous HPC under dynamic electrical pricing.
Our solution is a starting point for a deeper study of heterogeneous com-
puting applied to HTC in a dynamic energy pricing market. We used the
data and experiments obtained in the previous chapters of this study to test
our algorithm in a scenario as closest to the reality as possible. Based on
the budget savings shown in the results, our approach shows potential to be
used in a production scenario.
Chapter 7
Future Work
There are many new venues for this research work to be improved and further
developed. The main areas of research left open are regarding the accuracy
and completeness of the experiments while using production hardware; In
addition, further development of the algorithm presented for scheduling tasks
in a dynamic electricity market.
Below, we present a set of suggestions for future work based on the re-
search of this thesis:
• To run more experiments using using only production environments,
instead of relying in development boards;
• To run more experiments using a methodology where the tools and
techniques are as accurate as possible (based on the learning of Chapter
3) and where the results can be compared across all the experiments
and to understand if the drawbacks of the approach make it not viable
in a real production scenario;
• To develop a cross platform and accurate way to perform high resolu-
tion power consumption measurements;
• To develop accurate mathematical models of energy consumption by
data centers consisting of heterogeneous (RISC and CISC) processing
nodes;
• To develop further the scheduling algorithm for dynamic electricity
markets and HTC presented in the Chapter 6 and apply di↵erent algo-
rithms that could optimize the solution better than a greedy algorithm;
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• To improve the energy model used and increase the complexity of the
energy profiles in order to the results to be as close to the reality as
possible




Energy consumption has has become a major bottleneck in HTC and scien-
tific computing, where the amount of data to analyze has been increasing
many-fold every year. Besides the economical issues of the increasing energy
consumption, social and environmental concerns should be also considered.
Therefore, to research how to build and develop energy e cient HTC systems
has become of paramount importance.
The goal of this research was to understand whether ARM chipsets are
capable of improving the energy e ciency of scientific computing without
performance degradation, when compared with the current x86 Intel archi-
tectures.
In order to achieve that goal, we conducted research on tools and tech-
niques for measuring energy consumption at di↵erent system levels. In addi-
tion, we conducted experiments that aimed at comparing the energy perfor-
mance of ARM and Intel architectures, working under real world workloads
and frameworks. Finally, we used the results of the experiments to develop a
scheduling algorithm that optimizes the electricity bill of heterogeneous data
centers working in a dynamic electricity pricing markets.
Our main contributions are:
• We researched and outlined best practices for di↵erent system levels.
The results of this work were published in the conference proceedings of
the 16th International workshop on Advanced Computing and Analy-
sis Techniques in physics research (ACAT’2014). The article was called
Techniques and tools for measuring energy e ciency of scientific soft-
ware applications
• Our experiments and research show that ARM architecture shows po-
tential for an energy savings in HTC when compared to the x86 systems
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widely used nowadays.
• Our research shown that heterogeneous computing can be leveraged
in HTC in markets where the price of the electricity is dynamic. We
shown how to achieve savings in such environment and developed a
scheduling algorithm that accomplishes that.
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